Senior Formal Verification Engineer

Das ist der Job

ppAt TechBiz Global, we are providing recruitment service to our top clients from our portfolio.

Darum lohnt es sich

We are currently seeking a Senior Formal Verification (FV) Engineer to join one of our clients' teams. /p pReporting directly to the Vector Unit Verification Lead, this is a highly technical Individual Contributor (IC) role.

In this position, you will be the dedicated formal expert for the VU team, responsible for designing scalable formal testbenches, writing mathematical properties, and ensuring the absolute algorithmic and architectural integrity of our vector pipeline.

You will work side‑by‑side with VU microarchitects to hunt down deep corner‑case bugs and achieve formal sign‑off on high‑complexity arithmetic and execution blocks. /p h3Key Responsibilities /h3 h3Block-Level Execution Convergence Engineering (90%) /h3 ul libEnd‑to‑End Testbench Ownership: /bDesign, deploy, and maintain robust formal verification environments for complex Vector Unit sub‑blocks (e.g., Vector Execution Pipelines, Vector Register File/Rename interfaces, and Vector Floating‑Point Units). /li libDatapath Arithmetic Verification: /bImplement advanced word‑level modeling, bit‑blasting, and algebraic rewriting strategies to verify complex IEEE‑754 floating‑point and integer vector arithmetic units. /li libProof Convergence Management: /bIndependently diagnose and resolve proof‑convergence failures, over‑constraints, and state‑space explosions using advanced reduction techniques (e.g., case‑splitting, black‑boxing, and abstraction modeling). /li libRISC‑V Vector Compliance: /bDevelop formal environments to mathematically prove that the VU pipeline strictly complies with the RISC‑V Vector (V) Extension specification. /li libSimulation Partnership: /bCollaborate closely with VU simulation engineers to define a razor‑sharp boundary between simulation and formal verification, ensuring maximum bug‑hunting efficiency and zero coverage gaps. /li /ul h3Embedded Mentorship Best Practices (10%) /h3 ul libFormal‑Friendly Design: /bPartner with VU microarchitects during early‑stage RTL development to drive formal‑friendly coding styles and structural design patterns. /li libSVA Propagation: /bReview and refine SystemVerilog Assertions (SVA) written by design and simulation peers, establishing best practices for block‑level assertions within the VU team. /li /ul h3Requirements /h3 ul libEducation: /bB.S./M.S. in Computer Engineering, Electrical Engineering, or Computer Science with practical industry execution; or a Ph.D. with a research focus on formal methods or computer arithmetic. /li libExperience: /b5+ years of production‑grade hardware verification experience (or Ph.D. + 1–3 years) with a strong, proven track record of applying formal verification to CPU, GPU, or DSP execution pipelines. /li libCollaboration Style: /bA self‑driven engineer who enjoys deep mathematical puzzles, collaborates seamlessly within a localized block‑level team, and can translate complex proof counter‑examples into actionable bugs for designers. /li libDatapath Validation Focus: /bStrong specialization in arithmetic formal verification, algebraic rewriting, and word‑level modeling.

Familiarity with control‑path formal techniques (liveness, safety properties) is highly welcome. /li libVector Microarchitecture: /bGood working knowledge of high‑width execution pipelines, vector execution units, or floating‑point/integer arithmetic hardware.

Experience with Out‑of‑Order execution mechanics is a plus. /li libFormal Tools: /bProficient command of commercial EDA formal tools (e.g., Cadence JasperGold/DPV, Synopsys VC Formal, Siemens OneSpin) and their specialized mathematical/datapath apps. /li libLanguages: /bNative fluency in SystemVerilog and SystemVerilog Assertions (SVA).

Scripting proficiency (Python, Tcl, or Bash) for testbench automation. /li /ul h3Nice to Have /h3 ul liRISC‑V Core Verification. /li libRISC‑V Ecosystem: /bFamiliarity with the RISC‑V Architecture, specifically the Vector (V) and Floating‑Point (F/D) extension ecosystems. /li liEmulation platforms (Veloce, ZeBu). /li liCore/Bus interface protocols (e.g., AXI/CHI). /li /ul /p #J-18808-Ljbffr